Router for Power Packet Distribution Network: Design and Experimental Verification
نویسندگان
چکیده
منابع مشابه
Area and Power Efficient Router Design for Network on Chip
As network on chip (NoC) systems become more prevalent in today’s industry. Routers and interconnection networks are the main components of NoC. Therefore, there is a need to obtain low area and power models for these components so that we can better understand the area and power tradeoffs. In this paper a lowarea and power efficient NoC architecture is proposed by eliminating the virtual chann...
متن کاملVoltage Analytics for Power Distribution Network Topology Verification
Distribution grids constitute complex networks of lines oftentimes reconfigured to minimize losses, balance loads, alleviate faults, or for maintenance purposes. Topology monitoring becomes a critical task for optimal grid scheduling. While synchrophasor installations are limited in low-voltage grids, utilities have an abundance of smart meter data at their disposal. In this context, a statisti...
متن کاملRobust Anti-Windup Control Design for PID Controllers–Theory and Experimental Verification
This paper addresses an approximation-based anti-windup (AW) control strategy for suppressing the windup effect caused by actuator saturation nonlinearity in proportional–integral–derivative (PID) controlled systems. The effect of actuator constraint is firstly regarded as a disturbance imported to the PID controller. The external disturbance can then be modeled by a linear differential equatio...
متن کاملRobust Anti-Windup Control Design for PID Controllers–Theory and Experimental Verification
This paper addresses an approximation-based anti-windup (AW) control strategy for suppressing the windup effect caused by actuator saturation nonlinearity in proportional–integral–derivative (PID) controlled systems. The effect of actuator constraint is firstly regarded as a disturbance imported to the PID controller. The external disturbance can then be modeled by a linear differential equatio...
متن کاملDesign of Efficient Router with Low Power and Low Latency for Network on Chip
The NoC consists of processing element (PE), network interface (NI) and router. This paper proposes a hybrid scheme for Netwok of Chip (NoC), which aims at obtaining low latency and low power consumption by concerning wired and wireless links between routers. The main objective of this paper is to reduce the latency and power consumption of the network on chip architecture using wireless link b...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Smart Grid
سال: 2015
ISSN: 1949-3053,1949-3061
DOI: 10.1109/tsg.2014.2384491